An investigation of the use of parametric diodes in limiter circuits by Bailey, Robert Norman
"In presenting the dissertation as a partial fulfillment 
of the requirements for an advanced degree from the Georgia 
Institute of Technology, I agree that the Library of the Insti-
tution shall make it available for inspection and circulation 
in accordance with its regulations governing materials of this 
type. I agree that permission to copy from, or to publish from, 
this dissertation, may be granted by the professor under whose di 
rection it was written, or,, in his .absence, by the dean of the 
Graduate Division when such copying „or publication is solely 
for scholarly purposes and does not involve potential financial 
gain. It is understood that any copying from, or publication 
of, this dissertation which involves potential financial gain 
will not be allowed without written permission. 
AN INVESTIGATION OF THE USE OF 
PARAMETRIC DIODES IN LIMITER CIRCUITS 
A THESIS 
Presented to 
the Faculty of the Graduate Division 
by 
Robert Norman Bailey 
In Partial Fulfillment 
of the Requirements for the Degree 
Master of Science in Electrical Engineering 
Georgia Institute of Technology 
May 1961 
AN INVESTIGATION OF THE USE OF 







Date approved, by Chairman /IJtjEw <?(!j? I((?/ 7TK 
11 
PREFACE 
The general subject of this study/ while rather "broad in scope, 
has been restricted to one class of limiter circuits. While the analysis 
is not exhaustive, it is hoped that the information contained herein will 
be of value for outlining additional desirable areas of investigation and 
illustrating some limitations of the class of limiter circuits discussed. 
Thanks are due Dr. W. B. Jones for his patience and advice, and 
to Dr. F. K. Hurd and Mr. W. B. Warren, Jr. for their helpful suggestions. 
I also wish to thank Mrs. R. A. Olson for her assistance in preparation 
of the manuscript, and all others who have contributed information and 
ideas. 
The experimental portion of this investigation and part of the 
literature search was done in connection with- Engineering Experiment 
Station project number E-2J51-
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SUMMARY 
Many aspects of the use of voltage variable capacitance diodes 
as low noise circuit elements have "been investigated since the advent 
of parametric amplification. However, there are still many areas of 
investigation which can contribute to the knowledge, and possibly to 
the usefulness of these devices. One such field of investigation is 
low level phase-distortionless "parametric" limiting. Limiting is said 
to occur when the output no longer increases with a further increase 
in input level. 
There are "basically two types of • limiters which utilize para-
metric diodes. One uses a pump signal (local oscillator) in a conven-
tional parametric amplifier circuit operated in a degenerate mode. 
The degenerate mode is said to exist when the circuit containing the 
parametric diode is pumped at twice its resonant frequency, or at the 
sum of the frequencies of the two tank circuits coupled "by the para-
metric diode. The other type operates in a similar manner except that 
the signal supplies the power. 
The latter type of limiter is considered in this investigation. 
Two circuits, one representing a shunt limiter and one representing a 
series limiter, are analyzed to determine the limiting characteristics 
and the effect of various parameters on these characteristics. The 
analysis shows that in the high-frequency region the input voltage 
required to achieve limiting is impractical to attain. Operation at 
frequencies of several kiloE.egacyc.les would "be required "before the 
circuits could "be operated at a practical input voltage level. 
The shunt limiter and series limiter circuits were constructed 
to allow experimental validation of the results of the analysis. The 
experimental work was performed at 10 megacycles and at 30 megacycles. 
Although several different diodes were tried in the circuits and a wide 
range of "bias values were used, as expected from the circuit analysis, 
limiting was not obtained. 
Several additional circuits were experimentally investigated. 
Some of these circuits showed considerable promise as limiters« 
The results of measurements of capacitance as a function of "bias 
are presented. The experimental data are compared with the theoretical 
expression for capacitance as a function of voltage and an equation is 
derived which fits the experimental data* It is shown that in some 
cases the experimental data differ quite widely from the theoretical 
data. This effect is due to variation in the physical characteristics 
of the parametric diodes. 
It is concluded that the series and shunt limiter circuits do 
not appear to "be satisfactory for use in the high frequency range; 
however, other circuits showed considerable promise. The latter cir-




Increased interest in parametric devices has been evident in the 
past four years. These devices have been used for amplifiers, fre-
quency control, multipliers, etc. However, there are still many areas 
of investigation in the parametric field which require additional work. 
Completion of the additional investigation will increase the knowledge 
concerning these devices, and possibly their usefulness. One such field 
of interest is limiting circuits which utilize semiconductor diodes 
having a voltage-variable capacitance characteristic. These diodes are 
called parametric diodes. 
A parametric device can be defined as a device having a charac-
teristic which varies with time in some manner. For such a definition 
it is useful and instructive to utilize differential equations. Con-
sider a linear equation with variable coefficients in which the 
coefficients depend on the .argument t, i.e.., they are specific functions 
of time. In a physical sense, equations which have variable coefficients 
have parameters which vary with time in some respect. A system described 
by an equation of this type may be called a parametric system, and the 
action which takes place in them is called parametric. Parametric, then, 
denotes a system which has parameters that vary with time in s:ome manner. 
The variation of capacitance in a parametric diode is usually assumed 
to be : 
2 
c(t) = CQ + Kv(t) (1) 
where v(t) is a function of time, CQ is the static capacitance and K is 
a constant. 
To fully understand limiting in a parametric device, it is necessary 
to understand the operating principles of a parametric amplifier. The 
parametric amplifier usually takes the form of either a modulator, a de-
modulator, or a negative resistance amplifier. This discussion will he 
restricted to the modulator or demodulator as defined by Manley and Rowe . 
She amplification obtained in a parametric amplifier stage is a function 
of the pump frequency and the signal frequency and their amplitudes. It 
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was deduced by Manley and Rowe that the gain of a parametric amplifier 
is the ratio of the output to the input frequencŷ , i.e., 
G •= W /W, = f /f. . (2) 
p O' 1 o' -L v ' 
The deduction resulted from the consideration of the expressions for the 
interaction of two frequencies 
m wm,n _ . /-,> 
_ _ * _ _ := o, and (3) 
m=0 n=-*> 
n W m,n 
mf-, + nf 
1 o 
m=-oo n=0 
- o . W 
These expressions are known as the Manley Rowe equations, where W m n = 
average power flowing into the nonlinear capacitor at f = + mf-L + nf Q 
Also, + W represents power into the system, - W represents power 
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out of the system, m and n represent integers ("which may "be positive or 
negative), f-, represents the input frequency, and f represents the output 
frequency. 
If we assume an input frequency of 100 megacycles and an output 
frequency of 2000 megacycles, we can obtain from Equation 2 that the the-
oretical gain is 2000/100, or a total theoretical gain of 2Q. The fre-
quency may "be determined from 
f = + mf-, + nf 1 o 
For example, if m = 1 and n = ± 1, the upper and lower sideband frequencies 
for the assumed input frequencies of 100 and 2000 megacycles are 2100 mcs 
and 1900 mcs, respectively. Using the assumed values for m, n, f » and 
f-J, Equation 3 can be written for the lower sideband as 
fl - fo ' 
or Equation k may be written as 
W 
1,-1 
f, - f 
1 o 
If m = 2, then Equation k may be written as 
2¥ 
2f - f 1 o 
3 
Two important results of an analysis made by R0''7„L. Hartley in 
1936, and which were considered in Manley & Howe's derivation,, are of 
importance in the consideration of limiting in circuits containing 
if 
parametric diodes. These are: 
(1) If a high and a low frequency source supply power to a 
reactance modulator unequally, the ratio of the two powers "being greater 
than the ratio of the frequencies, then the higher frequency will supply 
most of the power and the low frequency source very little. Thus if it 
is assumed that the high frequency source is the pump and the low fre-
quency source is the signal, it is seen that little power is required of 
the signal. 
(2) 'The flow of power out of the modulator at the sum frequency 
is composed of power from "both sources. 
It may "be said that a positive resistance is seen looking into "both 
source circuits. However, the flow of power at the difference frequency 
introduces a positive resistance in the high frequency circuit and a 
negative resistance in the low frequency circuit. 
The first result shows that it is possible to obtain a power gain 
with the high frequency oscillator supplying most of the power. The 
second result shows that it is possible, under certain conditions, to 
obtain instability or oscillation with only a local oscillator signal 
applied, and power extracted, from all terminals. The extracted power 
may not be directly related to the pump (local oscillator frequency) but 
may be at any frequency determined by the tuning of the idler and signal 
circuits. 
It is the second result which appears to be a useful, tool in 
"limiting" applications. Assume a case in which the pump signal is the 
signal to be limited to a certain level. If the desired signal is 
extracted at the upper or sum. frequency or at the signal frequency and 
5 
the output at the lower or difference frequency (the frequency at which 
oscillation occurs) is dissipated, it "becomes possible with suitable 
circuitry and proper biasing to limit the desired signal to a specific 
level. This is due to more power being extracted at the difference fre-
quency after a critical level is reached than at the sum frequency. 
Adjustment of the bias should allow control of the level at which limit-
ing occurs. 
There are basically two types., or configurations, of limiter circuits 
which utilize parametric diodes. One type utilizes a pump signal (local 
oscillator) in a conventional parametric amplifier circuit operated in 
the degenerate mode. The degenerate mode exists when the circuit con-
taining the parametric diode is pumped at twice its resonsnt frequency, 
or at the sum of the frequencies of two tank circuits coupled by the 
parametric diode. The other type uses only the signal to supply the power. 
To explain the action of the first type of limiter., consider a 
parametric amplifier which can be considered either a modulator, a de-
modulator, or a mixer., with frequency translation taking place. General-
ly speaking, the flow of power at the difference frequency (lower side-
band) introduces a positive resistance in the high frequency portion of 
the circuit and a negative resistance in the low frequency portion of the 
circuit. It is because of the latter effect that, under certain condi-
tions, instability or oscillations occur and power may be extracted at 
the frequency of oscillation. The device will therefore act as a 
limiter after a certain level is reached since the additional power will 
be dissipated at the difference frequency. This type of limiter circuit 
has four frequencies involved, as shown in Figure 1, which are composed 
6 
of the signal, pump, upper sideband and lover sideband. 
I
s
 Ils Ip Ius 
Figure 1. Frequency Composition of Limiters which Utilize Pump Signals. 
Siegman' suggested that nearly ideal. phase-distortionless limiting 
(above the threshold the output phase is constant) could be obtained by 
using the signal to be limited as the pump frequency in a parametric 
device, and by taking an output which is proportional to the response of 
the device to the signal. He stated the general principle as: 
The applied pump signal can be considered as a generalized 
force which, when applied, to the parametric device, creates 
some sort of generalized motion. As the magnitude of the 
pumping force is increased, the corresponding motion is also 
increased, until it reaches that threshold value which is 
sufficient to set the parametric device into oscillation at 
some other and usually lower frequency or frequencies. The 
pumping motion then : sticks'* at the threshold value, and 
further increases in pumping force, merely makes the device 
oscillate harder at other frequencies without increasing the 
amount of pump motion. If an output proportional to the 
pump motion is taken, the device will perform as an ideal 
1imiter, limiting sharply at the threshold point. 
Siegman gave an example of such limiting when using a ferrite paramet-
ric device, and he used a simple electromechanical model for analysis 
of the limiting characteristics. The resulting expressions show that 
above a certain threshold the motion of the capacitor is constant in 
both amplitude and phase, and the electrical oscillation amplitude is: 
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A±
2 = 2K (F - 2tJD2 BRK) (5) 
where A-. is the oscillation amplitude, F is the mechanical driving force, 
B is the mechanical resistance or friction, R is the circuit resistance, 
2 — 
K is a constant, and 2 BRK is the threshold value of force necessary 
for electrical oscillations. He also states that all of the various 
forms of parametric amplifiers are potential limiters, "but that further 
work will "be necessary to see which is the most suitable. One serious 
limitation of his discussion is that the mass (inertia) of the capacitor 
plates is assumed negligible. 
Olson, Wang and Wade"' reported two parametric limiters of the first 
type using variable capacitance diodes which have "been successfully tested 
for phase-distortionless limiting. One example, a device for limiting a 
100 mc/sec signal, uses a 3300 mc/sec pump frequency. The 100 mc/sec 
signal is mixed with the 3300 mc/sec pump frequency in a variable capac-
itance diode to obtain upper and lower sidebands at 3̂ -00 mc/sec and 3200 
mc/sec, respectively. The two sidebands are then mixed with the pump 
frequency to obtain an output at 100 mc/sec (the signal frequency). The 
output remained constant over an input range greater than A5 db. It was 
concluded from these results that some of the limiting in this particular 
device may be due to components in the system other than the parametric 
diode. Phase distortion in the system was difficult to measure; however, 
it was stated that little or no phase distortion was detected in the pre-
liminary measurements. 
The limiting characteristics of this device with respect to small-
signal limiting are the best of any of these which have been found in the 
literature. However it has the disadvantage of requiring a pump signal 
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at microwave frequencies, and an associated mixer. 
Another parametric device described by Olson, Wang and Wade is 
a simple S-band frequency converter with the limited signal obtained at 
the lower sideband frequency (2992 mc/sec). The input signal was at 
25̂ -8 mc/sec,, and the pump frequency at 55̂ -0 mc/sec. The authors conclude 
that limiting in this device is solely due to parametric action and the 
limiting in both devices exists in connection with a simple parametric 
frequency conversion. It was further concluded that the threshold curve 
exhibits the limiting characteristic; however, theoretical limiting is 
not as great as that observed experimentally. Equations derived as the 
result of an analysis of the equivalent circuit show that feedback 
between the pump and the input signal results in the output signal 
remaining constant although the available input power varies quite widely. 
A plot of the output phase change as a function of the input level 
was said to be linear. A change of input level of one decibel caused an 
output phase change of approximately one degree. 
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Sutherland and Countiss investigated an L-band limiter. In this 
limiter, three shorted coaxial transmission-line cavities are joined at 
a tee. A Microwave Assoicates MA460A VARACTOR was; placed in shunt with 
all three cavities at their junction. 
The dynamic Limiting capabilities were determined using 1000mc/sec, 
3-l/2 microsecond pseudo-Gaussian r-f pulses. The limiter was operated 
in the degenerate mode. (Both idlers were tuned to one-half the pump 
frequency.) The average input power was 280 mw and the peak input 
power was in excess of 15 watts. Provisions were made for biasing the 
parametric diode over the range ± k volts with suitable r-f bypassing. 
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Output power remained constant over a JO db range of input power, and 
phase distortion over an input range of l6 db was found to be less than 
2 degrees, which was the accuracy of the phase measurements. 
It was concluded that the limiter operation is critically dependent 
on the tuning adjustment of all three cavities and also on bias adjustment. 
There was a broad combination of idler frequencies satisfying the 
relationship 
f3 + f2 = f P 
(6) 
such that limiting would occur. However, the best limiting action was 
found to occur when the limiter operated in the degenerate mode, where 
f3 = f2 = V 2 ' (7) 
The second type of limiter functions similarly to the first type 
except no local oscillator is used and the power is supplied by the 
signal only. In this limiter circuit the signal takes the place of the 
pump as shown in Figure 2. 
:ls •us 
Figure 2. Frequency Composition of Limiters which Do Wot Utilize Pump 
Signals. 
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It has been discovered that the most efficient limiter action 
occurs in the latter limiter when the undesired power is dissipated at 
the half frequency (where fls = f J2.) . Because of this effect the cir-
cuits in Figures 3 and *+ were selected for analysis and experimental 











Figure 3- Series Limiter Circuit. 
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Figure k. Shunt Limiter Circuit. 
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Louisell explains the subharmonic oscillation which takes place 
with the following analogy: 
Consider a child on a swing. The child "pumps up" the 
swing amplitude by lowering his center of gravity on the 
downswing and raising it on the upswing. The "pumping 
frequency" is twice the swing resonant frequency, and 
energy is pumped into the swing amplitude. The raising 
and lowering of the center of gravity changes the effective 
length of the swing and is the time-varying circuit para-
meter that causes mixing between the two normal modes of 
the swing. 
The swing illustration is a degenerate case of two 
independent resonant circuits which are coupled by a 
time-varying parameter. If the pump is applied at a 
frequency equal to the sum of the frequencies of the two 
uncoupled circuits, the modes are coupled by the pump and 
energy is fed into both circuits. 
It was the purpose of the investigation reported here to explore 
limiter circuits of the second type which utilize parametric diodes. 
The investigation has been restricted primarily to those circuits shown 
in Figures 3 and. k. These circuits have been analyzed and experimental 
data obtained. It has been determined that diode bias does not greatly 
affect the limiting action of the circuits which were investigated, but 
it does affect the point at which limiting occurs in some circuits and 
causes some variation in the limiting characteristic. Experimental 
techniques for evaluation of capacitance as a function of bias and 
limiting characteristics have been developed. These are discussed and 




The parametric diode, so called because the capacitance can he 
made to vary as a function of time, is a semiconductor diode. Semi-
conductor diode theory, which has already been developed in great de-
tail in a number of hooks and periodicals, explains the action which 
takes place. The capacitance variation in a semiconductor depends on 
the space charge in the transition region which ultimately depends on 
the flow of holes and electrons. The flow of holes and electrons de-
9 10 
pends on the voltage across the junction. Shockley ' determined that 
the capacity for the neutral case (K « l) is 
c = % (ta0/ioy
 (8 ) 
where K = L /2L , 
LQ = the Debye length, 
L = nn-/a, 
a -1' ' 
n- = electron density, 
a = the constant gradient of the impurity density, and 
e = the dielectric constant. 
Capacity for the space charge case (K » l) is 
c ' s c = wik^ - (9) 
It is further shown ' > that the transition region capacitance is: 
13 
e A C 
c = -j r — = - (10) 
|(l2e/ae)[»]p (l - V/$)7 (l - V/<D)7 
where C = the capacitance, 
G = the dielectric constant of the material, 
/ = a constant determined by the junction characteristic, 
V = the voltage across the junction, 
A = the cross sectional area of the junction, 
a = the constant gradient of the charge density, 
$ = the contact potential for the junction, and 
e = the electronic charge. 
For this derivation, the field at the boundaries of the space 
1^ 
charge; region was set equal to zero. However, it "was shown by Uhlir 
that consideration of the space charge field did not alter the form of the 
expression for graded junctions, but its consideration did indicate that 
the contact potential 0 has different values. The measured $ was found 
to be consistently lower than the calculated $. In the case of indium 
antimonide junctions the discrepancy was found to be even larger. The 
value of the contact potential ••$ has been found to be -l/2 volt for 
abrupt junctions, and -l/3 volt for graded junctions. Most of the para-
metric diodes available for use in this research are the abrupt junction 
type. 
The capacitance of a parametric diode is relatively insensitive 
to temperature changes at the higher voltages; but due to variation of 
the contact potential it becomes increasingly sensitive to temperature 
as the voltage is reduced. 
The capacitance ratio (ratio of the maximum to minimum capacitance) 
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is limited "by the "breakdown (punch through) voltage, voltage sensitivity 
and the contact potential. The useful range is from a few tenths of 
volts in the forward direction, to the reverse voltage at which avalanche 
or punch through occurs. C(v) will be linear only to small signals. 
Large signals result in nonlinear effects which are useful in some appli-
cations, especially in limiting, harmonic and subharmonic generation. 
Losses in parametric diodes are of critical interest in almost all 
applications. The major loss factor involved is the internal series 
resistance. This loss factor R and the capacitance are theoretically 
essentially frequency invariant up to seveî al kmc; however, the losses 
do change with voltage across the junction.. The inverse relationship 
1 
^ f Rs Cs 
(11) 
gives the figure of merit Q, where R is the series resistance, and C 
is the series capacitance. Experimental evidence indicates that the Q 
actually varies inversely with frequency up to several hundred megacycles 
and then remains relatively constant to several kmcs. Since the Q at 
lower frequencies, where measurements are usually made, depends on the 
frequency of measurement, it is not the best indication of parametric 
diode quality. A more general quality figure used is the "cutoff 
frequency." 
f = (12>) 
c 2JT R C K J 
s s 
The cutoff frequency is the frequency at which Q would be unity on an 
extrapolated Q, versus f plot. This is a more convenient specification 
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"because it does not depend on the measurement frequency. 
The quality factor of the parametric diode is of importance in 
its application to limiters since it is shown that the threshold of 
oscillations depends to some extent on the losses involved. 
Resonance Method of Measurement of Capacitance as a Function of Bias 
There are a number of ways of measurement of the capacitance of 
a voltage variable diode as a function of "bias; however, most conventional 
methods utilize an RX meter such as the Boonton 250A. Although the con-
ventional methods were suitable for the measurement to he made in this 
investigation, a suitable RX meter was not available. It was therefore 
necessary to develop a method for rapid and accurate measurement of the 
desired characteristics utilizing available equipment. 
A block diagram of the equipment arrangement is shown in Figure 5j 
and a schematic diagram of the test jig which contains the tuned circuit 






Figure 5* Equipment Arrangement for Measurement of Capacitance as a 


















Figure 6. Schematic Diagram of a Test Jig for Measurement of Capacitance 
as a Function of Bias. 
The signal generators used in these measurements are the Hewlett-
Packard Models 606A, and 608A, and the receiver used is an Empire Devices 
Model RF-105 with the necessary tuning heads. However, any signal gener-
ator with the proper frequency range and a calibrated output and a 
receiver of the proper sensitivity and frequency range with an indicator 
and calibrated attenuator would be suitable. 
The measurement of capacitance as a function of bias., using this 
method, is basically the measurement of the resonant frequency of a tuned 
circuit which has a known value of inductance. From the resonant fre-
quency and known value of inductance^ it is possible to calculate the 
capacitance quite accurately if the resonant frequency is low enough that 
stray capacitance does not have any appreciable effect. 
Measurement Procedure.--The measurement procedure using the resonance 
IT 
method is given in the following steps. 
1. With a known value of capacitance (silver mica) approximately 
equal to the nominal capacitance of the voltage variable capacitor, 
measure the resonant frequency of the test jig tuned circuit as specified 
in steps 2 and 5« 
2. With a vacuum tube voltmeter connected to the test jig output, 
tune the signal generator to the estimated resonant frequency and adjust 
the signal generator output to obtain an indication on the voltmeter. 
3- Adjust the signal generator tuning to obtain a maximum indi-
cation on the voltmeter, and with a frequency meter or the signal generator 
calibrating oscillator, accurately determine the signal generator fre-
quency which gives the maximum indication. 
k. From the known value of capacitance and the resonant fre-
quency calculate the inductance (see Appendix A for an example). 
5- Measure the 3 COD bandwidth of the tuned circuit to allow 
determination of the circuit !,Qn if desired. 
6. Disconnect the voltmeter and connect the receiver. 
J. Tune the signal generator to the nominal resonant frequency 
with the voltage variable capacitance in the circuit. 
8. Adjust the receiver tuning to obtain a maximum indication on 
the output meter, and reduce the signal generator output until the in-
dication is just above the receiver noise. 
9« Adjust the variable capacitance diode bias to obtain a peak 
indication on the receiver output meter. 
10. Measure accurately and record the signal generator fre-
quency and the bias voltage.. 
18 
11. Measure and record the 3 db bandwidth if desired with the 
"bias voltage at the level recorded in step 10. 
12. Adjust the signal generator frequency and repeat steps 8 
through 11 at intervals sufficient to plot a smooth curve of capacitance 
versus bias. (See Appendix A for calculation of capacitance.) 
RX Meter Method of Measurement of Capacitance as a Function of Bias 
The RX meter method requires the use of an RX meter such as the 
Boonton 250A. It is necessary, regardless of which meter is used, that 
the measurement signal be less than 1$ of the bias or kO millivolts, 
whichever is greater. The Boonton 250A is well suited to this measure-
ment since it has an adjustable signal voltage. 
A test jig as shown in Figure 7 should be used with the RX meter 
for the following reasons: (l) the capacitance measurement range must 
be extended by suppressing the RX meter zero point; (2) the bias voltage 
must be isolated from the RX meter. 
Boonton 250A 
RX Meter with 
515A Coax 
Adaptor Kit 
500 k ohms 
200 k ohms 




Parametr ic Liode 
VTVM 
0 
Figure 7- Test Jig for Use with the Boonton 250A RX Meter to Measure 
Capacitance at 50 Mc. 
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Suppression of the zero point is achieved with the one-half turn 
coil, L, (see Figure 7)- The shape of the coil is adjusted in such a 
manner that the RX meter can "be zeroed with the C dial at the -100 
P 
setting at 50 mc. 
Voltage-variable capacitors may "be tested at any dc "bias voltage 
within their working voltage range; however, the k v value is accepted 
generally by the industry. 
Direct readings in CL and R are obtained with the RX meter. How-
ever, with the jig mounted on the RX meter terminals, correction and 
calibration charts have to be used to determine the series capacitance, 
C , and the figure of merit Q, of the voltage-variable capacitor under 
test. 
LC i „ n _ 5e -a = irB
 = -O^R- OT a = ^ = ^ ^ 
R i 
r> P S 1 . / - , M 
S -, 2_ 2-, 2 2n 2_
 K J 
1 + C D C J R CD C_ R_ 
P P P P 
2 2 2 
1 + 03 C R 
c s = — | -
p - ~= c (15) 
S
 CD C R d P 
P P 
From the above formulae it will be noted that Q can be calculated 
from either the series or parallel values, but as the RX meter gives the 
equivalent parallel values, we use these to determine Q. The series 
resistance, Rs, may be subsequently determined from another chart. 
The theory for the operation of the Boonton RX meter is discussed 
in the RX Meter Manual; therefore, it will not be considered here. 
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However, special properties of a non-linear impedance, such as a voltage-
variable capacitor,, when connected to the RX meter terminals should be 
reviewed. 
In measuring a linear impedance, a wide range of signal voltages 
may be used. By looking at the capacitance versus bias voltage charac-
teristics of a nonlinear capacitor it can be seen that a large signal 
voltage is undesirable because the changing impedance introduced by such 
a voltage swing gives a poor null indication and prevents accurate 
measurements. Averaging the high and low dial readings under such con-
ditions does not give the true value,, Therefore, it is desirable to use 
a small signal voltage. When using the test setup as recommended in these 
instructions, a signal voltage of approximately -̂0 mv is applied to the 
terminals of the voltage-variable capacitor under test. 
Preliminary Procedures.--Mount the co-ax adapter kit to the. RX meter as 
instructed in Appendix B of the meter manual and mount the test jig on 
the adapter so that the test jig terminals are at the right. Connect 
the bias supply and the VTVM. Set the C dial to s:-100C! and the R dial 
to 7K. 
Set the oscillator range to k-S -110 mc and the oscillator fre-
quency to 50 mc. Unbalance the bridge circuit by placing two fingers 
across the jig terminals, and adjust the detector tuning knob until a 
maximum deflection is obtained on the null indicator. Remove fingers and 
adjust the three zero balance controls until minimum deflection is 
obtained on the null indicator. (The preceding instructions are covered 
in the RX Meter Manual̂ , and the manual should be referenced if one is not 
familiar with the meter.) 
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Measurement Procedure.--Connect the voltage-variable capacitor in the 
proper terminals on the jig (clip on or wire leads). Switch on the bias 
voltage supply and adjust to the correct bias value as monitored by the 
VTVM. 
The C and R readings are obtained by first adjusting the C con-
p p & J O to p 
trol to obtain an initial minimum., then adjusting the Rp and Cp controls 
alternately to obtain final balance. With the use of the charts, the C 
ir 
dial and the R^ dial readings are converted to the series capacitance 
and figure of merit. 
Page 1 of the charts contained in the manual is used to obtain 
the C value from the CL dial reading. Pages 2 and 3 give the actual 
parallel resistance, R^, from the R^ dial reading. Page 4 gives the figure 
of merit, Q, from the computed C and R values. If the series resistance, 
Rs, is required, it can be obtained from page 5 using the computed Cs and 
Q values. Another method of stating the figure of merit of a voltage-
variable capacitor is as the "cut-off •frequency-," f . This is the fre-
quency at which Q would be unity on an extrapolated Q versus frequency 
plot. By using the Q value obtained from page k- of the charts, fc = Q, 
x 50 nic. Sample calculation: 
C dial reading = -83.0 p to 
R dial reading = 5-3 K. p 
From page 1, CQ is found to be 23.0 pf. As this unit has wire leads, 
page 2 is used to find the actual R which is IT K ohm. Q is 115, as 
ir 
determined on page k. If Rg is required, page 5 gives the value of 1.2 
ohm. 
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Experimental Results.--Measurements were made on five different diodes of 
the abrupt junction type using the resonance method. The results are 
given in Appendix B and Figure 8. In Figure 8 it is noted that the ex-
perimental values of capacitance as a function of "bias differ appreciably 
from the theoretical values. However, an examination of other data in 
Appendix B indicates that for some parametric diodes the theoretical and 
experimental values are closely correlated. A curve fitted by a statis-
tical method outlined in Appendix B is also plotted in Figure 8. It is 
seen that the curve thus derived, while showing good correlation at some 
points deviates quite widely at other points. 
A correlation factor was applied to the theoretical expression 
for capacitance as a function of bias. The resulting equation was also 
plotted in Figure 8. It is seen that the points fall almost directly on 
the experimentally determined curve. 
As discussed at the beginning of this chapter, the contact poten-
tial varies with each parametric diode. The variation is caused by 
differences in the diode junction. These differences are apparently due 
to the inability to control precisely each step of the manufacturing 
process. Since the corrected theoretical equation for capacitance as a 
function of bias is apparently a good representation of the capacitance, 
it is used in the limiter circuit analysis contained in Appendix C. 
• EXPERIMENTAL DATA 
° THEORETICAL DATA 
• THEORETICAL DATA CORRECTED 
A STATISTICAL FITTED CURVE 
11 12 13 14 
CAPACITANCE (pf) 
16 18 19 20 21 







A number of different types of limiter circuits have been con-
structed which perform reasonably well at relatively high power levels in 
the microwave region as evidenced by the literature survey. However, 
much investigation remains to be done to determine optimum circuitry, 
type of nonlinear capacitor, bias level, etc., which are the most suitable 
for limiting applications. Little work has been done especially at low 
frequencies, and low power levels. However, since the quality factor 
changes inversely with frequency up to several hundred megacycles, it is 
expected that the limiting threshold would change with frequency. 
The manner of operation of this type of circuit can be explained 
in the following way. A nonlinear circuit, i.e., a mixer, can cause 
mixing of two different modes of vibration (two frequencies); and an 
element, or parameter, which varies with time can also cause frequency 
mixing. In the mixing process energy supplied at one frequency can be 
converted to another. The coupling of modes by a time-varying circuit 
parameter is defined as parametric coupling. 
The mechanism by which energy is coupled between modes by a time-
varying parameter can be illustrated by the simple LC circuit of Figure 9-
It is assumed for this example that the nonlinear capacitance is equiv-
alent to a time varying capacitance given approximately by: 
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w m = — 
LC 
o 
Figure 9- Degenerate Parametric Oscillator. 
C(t) = C0 + K Cos (o>t + 6) . (l6) 
Assume that it is possible to mechanically change the capacitor plate 
separation at will. Since the capacitance depends on plate separation̂ , 
i.e., 
C " -&T ^ 
where e is a dielectric constant, A is the plate area,, and d is the plate 
separation; the capacitor "becomes a time varying parameter if the plate 
separation is caused to vary with time. Assume that the circuit is 
oscillating and the capacitor is fully charged. At the instant the capaci-
tor becomes fully charged the plates are pulled apart. Since the plates 
are fully charged, work is required to separate them. The work increases 
the energy in the electric field between the plates, since the charge 
cannot change instantly. The instantaneous decrease in capacitance must 
then cause an increase in voltage (V = Q/c). After an elapsed time of 
one-fourth the resonant period, the capacitor has discharged and no energy 
will be required to restore the plates to the original separation. After 
another quarter period, if the plates are again pulled apart, more energy 
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will be added to the circuit. It is then seen that if a signal at twice 
the tuned frequency of the circuit is applied, the oscillations at the 
resonant frequency, i.e., at one-half the pump frequency, can be made to 
grow. Theoretically the oscillations will grow without bound; however, 
circuit losses limit the amplitude. 
There are several approaches which may be taken in the analysis 
of the circuits. The approach taken by Leeson is to assume ideal 
filters; i.e., that series tuned filters will pass only those frequencies 
to which they are tuned and will reject all others, and that parallel 
tuned filters will reject frequencies to which they are tuned and pass 
all other frequencies. 
Use of these assumptions and the assumption that the parametric 
diode operates in a purely capacitive mode results in a conversion 
17 efficiency for the equivalent circuit of Figure 3 given by : 
= (l +J-.) d +J) . (18) 
Po, Gin Gl 
G is the equivalent output loss conductance due to the filter and para-
a 
metric diode as seen from the load, Gv is the equivalent input loss 
conductance due to filter and parametric diode losses at the input fre-
quency, and G. is the input conductance. 




where G-. is the total equivalent load conductance, 7 is determined by the 
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physical characteristics of the junction and lies in the range 0 to 1, 
C, is the capacitance at V + $ = 1 V0 is the junction bias and I. is 
the input current. 
Since the input voltage, 
I. 
E. = - ^ , (20) 




*in ' (7o)C1Iln)/G1V0 7CDC1 >
 K"±} 
the input voltage will remain constant and is independent of the input 
current. That is, the input voltage is limited to the value given by 
G 1 V 0 /703C 1 • ( 2 2 ) 
The analysis also indicates that the efficiency and, therefore, 
the threshold of limiting for a given input and output conductance "will 
be directly dependent on the loss conductance. Therefore, for high Q 
tuned circuits and parametric diodes, and low input and output conducts 
ance limiting at a low input voltage can be obtained. Theoretically, if 
the output conductance can be made small enough, limiting can be made to 
occur at an infinitesimally small voltage. However, this does not give 
the complete picture since loss terms are involved. 
For the circuit of Figure 4, the dual of Figure 3> the current 
will be limited to: 
HuX,)2 R Vn 
I. = —- > (23) 
in 7 
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where R is the lead resistance and the other parameters have the same 
meaning as in Equation 19-
The analysis of the limiter circuits which were selected for this 
study (contained in the Appendix) was made using assumptions similar to 
-i O 
those of Lee son . That is,, it was assumed that the filters are ideal. 
It was also assumed that the input and output circuits are resonant at the 
desired frequency. 
From the analysis (contained in Appendix C) thus made, using the 
stated assumptions and the experimental parametric diode characteristics^ 
it was determined that the input voltage for the circuit in Figure 3 is 
given "by: 
[C* (1 - y) + C ' ] GnVn 
2co (C0« Y (1 - yf 
where C* and C ' are the experimentally determined values of capacitance, 
7 = 1/12, G-. is the output conductance., and V. is the bias voltage. 
From the analysis it was also determined that the input current of 
the limiter circuit shown in Figure k is given by: 
2VR.C' [G! (1 - y) + C ' ] 
lm = —12-2 _ „—_^ . (25) 
( 1 - 7 ) 3 
It .will be noted that Equations 2k- and 25 are very similar to 
19 those obtained by Leeson . The difference may be attributed to the 
correction applied to the theoretical capacitance characteristic. 
Equation 2k shows that if the circuit oscillates at the half 
frequency (a>), and a voltage exists at the half frequency, the input 
29 
voltage will be limited to some value. The equation represents the value 
to which the voltage is limited. It also shows that the limit is direct-
ly proportional to the output conductance and bias voltage, and inversely 
proportional to the frequency: and capacitance. Although, seemingly the 
bias may be varied over a wide range, in practice, the bias must be ad-
justed for the level at which best oscillations are obtained. That is, 
the bias must be adjusted to cause the circuit to oscillate. 
If Equation 2k is evaluated for the PSI PC-115-lO parametric 
diode, it is found that the limit of the input voltage at 10 mcs is 10^0 
volts assuming that the output conductance is of the order of 10, the 
bias voltage is a few tenths of a volt, y = l/2, C' = 2 pf, and CQ' = J.l 
pf. For 100 mcs the limit would be 104 volts, and for 1000 mcs it would 
be 10.4 volts. Use of a larger capacitance, such as the Hughes HC 7005, 
or HC 7008 theoretically offers an improvement. The improvement is at a 
ratio approximately equal to the inverse square of the capacitance. 
Measurement of Limiting.--The equation for use in measuring limiting 
characteristics is identical to that used in measurement of capacitance 
as a function of bias; however, in addition, a filter tuned to the 
limiter input frequency is used to isolate other frequencies from the 
input of the measuring devices. The equipment is arranged as shown in 
Figure 10. 
Measurement Procedures.--
1. Connect the signal generator, limiter, filter and receiver as 
shown in Figure 9-
2. With the parametric diode unbiased (zero bias), and the input 











Figure 10. Equipment Arrangement for Measurement of Limiting. 
input frequency. 
3. Adjust the receiver attenuation to obtain an on-scale reading, 
and readjust the tuning to obtain a maximum indication. 
h. Adjust the bias on either side of zero, and readjust the 
input level at which limiting occurs at the smallest input level. 
5- Measure and record sufficient values of input and output to 
allow a smooth curve to be plotted. Record the bias level. 
6. Select another bias value and repeat step 5. 
Experimental Results for the Shunt and Series Limiters.-- The circuits 
of Figures 3 and k- were constructed with low loss inductors and 
capacitors and arranged in a manner convenient for replacement of the 
parametric diode and determination of the limiting characteristics. An 
adjustable bias supply capable of supplying k-5 volts dc was connected 
across the parametric diode to adjust the bias. The supply was radio-
frequency isolated from the circuit to prevent interaction. Measurements 
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were made at 10 megacycles and 30 megacycles input frequency. The "bias 
was adjusted over a wide range in both cases, and the input voltage was 
adjusted for a maximum of three volts. As could have been predicted 
from the analysis results; it was not possible to obtain limiting in the 
circuits of Figures 3 or k even though the five diodes for which data 
are obtained in Appendix B and Figure 8 were tried in the circuits. Even 
if it were possible to obtain sufficient input voltage at the frequency 
of measurement, it would still not be practical to obtain limiting since 
the parametric diodes would not withstand the voltage. 
Experimental Results for Other Circuits.—Since the series and shunt 
limiter circuits did not function as limiters in the high-frequency 
region, additional circuits were experimentally investigated. One such 
circuit was a variation of the circuit of Figure 3* The new arrangement 
is shown in Figure 11. With this arrangement excellent limiting charac-
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Figure 12. Output Characteristics of "she Series Limiter Circuit 
Shown in Figure 11 with Output Taken at 3a)/2. 
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apparent. It is "believed that this limiting resulted from two effects, 
(l) the oscillations produced a voltage at a>/2, and also at 2CJD, (2) the 
voltage at 2co mixed in the nonlinear capacitor with a>/2 to produce an 
output at 3u>/2, and (3) since the voltage at the lower sideband is in-
herently unstable the output at 3̂ >/2 was limited. The data obtained 
using the degenerate limiter is shown in Figure 12. 
Another circuit, shown in Figure 13, was tried which showed much 
promise as a limit er in the high frequency range. When the:" input to the 









Figure 13. Experimental Limiter Circuit. 
the parametric diode and the output was taken at twice the input fre-
quency, limiting was initiated at approximately .05 volts. The bias 
was adjusted to cause the limiting to be initiated at the lowest 
possible level. For the particular circuit and diode the bias was 
-1.77 volts. If the output was taken at the input frequency, limiting 
occurred at an input voltage of .015 volts and a bias level of -0.03 
3̂  
volts. In both cases the circuit caused limiting over a range of input 
voltage of a maximum of 3 decibels. 
The circuit was rebuilt to improve the wiring and the turns-
ratio, and was readjusted. The output was then taken at twice the input 
frequency. It was observed that limiting "began at an input voltage of 
less than 5 millivolts and with a bias level of -1-77 volts. The 
limiting was over a range of approximately 10 decibels. 
Discussion of Experimental Results for the Series Limiter, Shunt Limiter, 
and Other Limiter Circuits.--The results of the analysis of the series 
and shunt limiter circuits, as evidenced by Equations 2k and 25, indicate 
that it is not possible to obtain limiting in the high frequency region; 
but limiting may be possible at frequencies of several kilomegacycles. 
As discussed in the experimental results, it was not possible to obtain 
limiting in the high frequency region. Due to equipment and facility 
limitations it was not possible to check the analysis results in the 
kilomegacycle region. It is possible, however, to conclude from the 
results that neither the series limiter or the shunt limiter are particu-
larly adapted for use as a limiter in the high frequency region. 
With the Pacific Semiconductors Incorporated parametric diode 
number PC-115-10 as the capacitive reactance portion of a tuned circuit, 
oscillations were obtained for an input of a few tenths of a volt. This 
indicates that it may be possible to obtain limiting if the diode is 
used as an active element of a tuned circuit and suitable filters are 
used. 
The data shown in Figure 12 is interesting in that excellent 
limiting was obtained; however, the circuit would not be useful for 
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some applications because no output would he obtained until the circuit 
begins to function at about -4 dbm input. Preamplification of the 
desired signal to insure that the circuit input is at an adequate level 
would solve the particular problem, but would limit the application of 
the circuit. For example, it cou^d not be used at the input of a re-
ceiver to prevent distortion due to overloading because the preamplifier 
would be overloaded and the distortion would already exist prior to the 
limiter. 
The circuit of Figure 1J showed promise as a limiter. It appears 
that by applying a signal at the resonant frequency of the circuit con-
taining the nonlinear capacitor the circuit can be made to oscillate at 
a much lower input voltage. It was also apparent from the experimental 
measurements that frequencies were generated at one-half the input 
frequency and at twice the input frequency. However, it is not known 
whether the limiting is due entirely to the action of the parametric 
diode, or is a combination of effects due to the parametric diode and 
the ferrite core. A,t any rate the circuit exhibited the best limiting 
characteristics with respect to input level of any of those tried. 
In the design and construction of the latter circuit it was 
observed that the external mutual coupling between circuits was critical, 
and shunt capacity affected the operation. 
No attempt was made to measure the phase shift in any of the 
circuits, so it is not known at this time whether phase shift actually 
occurs or is significant. 
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CHAPTER IV 
CONCLUSIONS M ) RECOMMENDATIONS 
As discussed in Chapter III,, the series and the shunt limiter 
circuits examined do not appear to be suitable for use as limiters in 
the high frequency range. However, the circuit of Figure 11 shows 
promise as a limiter in this frequency range. It appears entirely pos-
sible to utilize a series of such circuits to obtain the desired limiting 
characteristic over a wide limiting range. It appears desirable to 
investigate the proposed series arrangement to determine if the desired 
limiting characteristics can be obtained by proper biasing. 
Another approach, which shows a great deal of merit, is that of 
utilizing a pump signal to drive the parametric diode near the point of 
oscillation and to translate the input up in frequency. In theory at 
least the limiting should be made to occur at relatively low level. 
Another field of investigation which deserves a great deal of 
effort is nonlinear circuit analysis. Although some effort has been 
devoted to this problem, and a large number of papers written on the 
subject, there are still many limitations which must be assumed to allow 
solution of the equations. Perhaps some new function must be defined 
and accepted to enable a more precise analysis. Until a more precise 
method of analysis is developed it does not appear necessary to obtain 
more exact equations for parametric diodes. 
There are many aspects of the work and ideas presented here which 
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could not be investigated because of equipment limitations and other 
considerations. Some of the questions arising are: What phase shift 
and distortion is experienced when limiting takes place? Is there an 
optimum frequency or frequencies for this type of limiter operation? 
How useful is this device when used as a conventional limiter? 
These questions and the application of the parametric limiter to 
other uses are worthy of consideration. One application which has been 
suggested is the use of the limiter as an interference suppressor. In 
this application, a pump frequency, the amplitude of which is varied in 
proportion to the interfering signal, would "be used. The varying 
amplitude would vary the level at which limiting would occur; thereby 
allowing the receiver to remain sensitive to the desired signal, but 
.. insensitive to the interfering signal. 
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.APPENDIX A 
CALCULATION OF CAPACITANCE 
Calculation of Circuit Inductance.--The inductance of the tuned circuit 
which was used in the determination of diode capacitance as a function of 
bias may be calculated from the data obtained in the measurements outlined 
in the procedure of Chapter II. Figure 1A is a schematic diagram of the 
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Figure LA.. Tuned Circuit for Capacitance Measurement. 
To determine the value of L, C. was replaced by a 20 pf silver mica 
capacitor, and the resonant frequency was found to be 26 mc/sec. The 









f = .159 
J ca Cb " 
L ca + Ob" 
2 / caCb 
L = ̂ |53 ( 1 + 1 , (3A) 
f2 V °b Ca 
Since Ca » C^ (Ca = .05 mf d), an error of less than two percent will 
result if Ca is neglected since Cu, is known to within one percent of its 
actual value. As in most measurements there is some observation error, 
Since the net effect of Ca is negligible when compared to other errors it 
will be neglected. The resulting equation is: 
f \ 
Substituting the values for f and Ĉ  given previously 
L = / p Yp
 = 1-87 microhenries. 
(26x10 ) x 20 x 10 
Calculation of Diode Capacitance.-- The diode capacitance may be calculated 
from the experimental data by use of Equation ^A; i.e., 
^0 
n 0-0253 
ub " ? * 
Since L is a constant and only f and C change 
. 1.35x10^ . ( 5 A ) 
f 
Now if we assume that the resonant frequency with the parametric diode in 
the circuit is 10 mc, we obtain from Equation 5A 




THE CAPACITANCE EQUATION AND EXPERIMENTAL 
VALUES OF CAPACITANCE AS A FUNCTION OF BIAS 
Introduction.—The capacitance of a voltage variable capacitance diode 
l/2 
varies essentially as l/(V) /", where V is the voltage across the diode 
terminals. Diodes having a graded junction have a characteristic which 
differs from those having an abrupt junction. The expression for the 
capacitance of a graded junction is: 
C(v) = - r ° = - (IB) 
H i - V/<j> 
but fo r an abrupt j u n c t i o n : 
C 
sTT^V/ 
C(v) = ^ (2B) 
where V = dc bias voltage, C = capacitance at V = 0, and <t> « l/2 volt. 
Derivation of the Capacitance Equation.—What functional relationship, if 
any, exists between the junction capacitance and the bias across a 
parametric diode? One may use the theoretical relationship described in 
Equation IB or 2B; however, it is apparent that the relationship cannot be 
predicted exactly in any particular case for a single diode, or for a 
large number of diodes because of the variation of contact potential, and 
other variations in the diode characteristics during the manufacturing 
process. One may consider an average relationship about which there is 
statistical fluctuation in particular cases, and then try to estimate this 
average relationship; or one may correct the theoretical expression by 
k-2 
scrunity of the experimental data. 
A common approach to this type of problem is to plot the data points 
on a graph, and then fit a smooth curve to the set of points. The resulting 
curve is an estimate of the underlying relationship. An estimate of the 
underlying relationship can be obtained by a statistical method using 
21 
orthogonal polynomials as described in the Statistical Manual 
Example of Curve Fitting Method Using Statistics.—The results of measure-
ment of the capacitance of a Pacific Semiconductor variable capacitance 
diode type PC-115-10 are shown in Table IB. The results have been grouped 
into seventeen data points as shown in Table 2B to allow use of orthogonal 
22 polynomials found in Fisher's tables. The values given in these tables 
are for polynomials evaluated at equal increments of one unit. Therefore, 
the experimental data must be adapted by changing the variable. For this 
case, let 
X' - 3 - 10X. 
The data points from the tables are shown in Table 2B for the first 
five polynomials. The | .s are shown in the table are orthogonal but not 
normalized. Therefore, the normalizing constants must be calculated before 
the p.(x) are obtained. These constants are given by 
J 
17 2 
k i2 = 2 A l i ( x ) ) (3B) 
x=l 
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Table 2B. Orthogonal Polynomials from Statistical Tables 
X X* y l 0 W I L M ' l 2 W Mx>' Si*U) ' £5(xV 
Bias(Vol t s ) Coded Cap.(pf) 
+0.2 1 10.80 1 -8 +4o -28 +52 -104 
+0 .1 2 9.80 1 -7 +25 - 7 -13 + 91 
0.0 3 9.10 1 -6 +12 + 7 -39 +104 
- 0 . 1 4 8.70 1 -5 + 1 +15 -39 + 39 
- 0 . 2 5 8.35 1 -4 - 8 +18 -24 - 36 
- 0 . 3 6 7-90 1 -3 -15 +17 - 3 - 83 
- 0 . 4 7 7.70 1 -2 -20 +13 +17 - 88 
-0 .5 8 7.35 1 - 1 -23 + 7 +31 - 55 
- 0 . 6 9 7.10 1 0 -24 0 +36 0 
- 0 . 7 10 6.85 1 1 -23 - 7 +31 + 55 
- 0 . 8 11 6.65 1 2 -20 -13 +17 + 88 
- 0 . 9 12 6.50 1 3 -15 -17 - 3 + 83 
-1 .0 13 6.35 1 4 - 8 -18 -24 + 36 
- 1 . 1 14 6.22 1 5 + 1 -15 -39 - 39 
- 1 . 2 15 6.12 1 6 +12 - 7 -39 -104 
- 1 . 3 16 6.02 1 7 +25 + 7 -13 - 91 
- 1 . 4 17 5.90 1 8 +40 +28 +52 +io4 
k = 
0 
>/ 137, k l = s/lo8, k 2 = N/ 7,752, k 3 = N/ 3 ,876, 
k^ = N/ 16,796, and kt_ = N/ 100,776. (4B) 
;? 
The resulting normalized ploynomials are: 
Ux) 





P , ( X ) = — ^ - (x - 9) 
1 NAO8 
P 2 W = - = 
^7,752 
(x - 9) 2 f (17)






12 \T 2,002 
(X . 9)3 . ( x . 9) 3(17) - 7 
( X . 9 ) ^ . ( X . 9 ) 2 { 3 ( 9 ) ^ 3 } 
. 3(92 - l) (92 - 9) 1 + 550 J • 
The best estimates of the a. are given by 
k 
\ - l/\ Y> y(x) Mx) ' 
X=-4 
* 2 The resulting y(x)|.(x) products are shown in Table 3B. The resulting Q^ 
are: 
^ = (i|i^iL = 95km9 
A 2 _ (110.7*0 _ o0 o 6 
a i - ~~ra— - 30*0b 
A 2 = (1^3.36)
2
 = 2 # 6 
2 7,752 ^ - L 
(6B) 
A 2 2 8 . 6 5
d 
a * = - — e - ^ - = 0.212 
3 3,876 
ke 
h 2 - (31-Q3)2 „ n 0,-7 
\ ~ 16,796 °'0?T 
^ 2 = (67fl3)
2
 g 0 > 0 ^ 
5 100,776 u.û .?. 
These results may then be used to construct an analysis of variance 
(ANOVA.) table such as that shown in Table kB. 
The F̂ 's resulting from the construction of such a table for this 
problem are: 
FQ = 86.92, F1 = 78.11, F2 = 6.97, F3 = O.56, (7B) 
F, = 0.17, and F,_ = 0.12. 
v/ OO 
The significant F level F is found to be 4.67 from Hald's tables . 
Therefore, an examination of the computed list of F's show that only FQ, 
F,, and Fp are significant. The resulting equation for y is 
y = 10.977 - 0.603x + O.Ol85x2 • (8B) 
In terms of the original measured variables, 
y = f(x') = C(v) = 9-339 + 5.65v + 1.9v
2. (9B) 
Correction of the Theoretical Equation.--The theoretical equation may be 
corrected from experimental data by determination of the limit and a value 
C . For this example the limit was found to be <t> = 0.6, and C was found 
to be 2 pf. Where C is the approximate difference in pf between the 
theoretical equation and the experimental data at a bias voltage of -10 
volts. C ' is then the difference between the experimental Cn and the value 
of C The resulting equation is 
7̂ 
Table 3B. The y(x) I. Products 
X1 y(x) 
10.80 
y ( x ) 2 
116.64 
y t o ' y * i ' y £ 2 ' 
432.00 




* $ ' -
1 10.80 -86.40 -1123.20 
2 9.80 96.04 9.80 -68.60 245.00 - 68.60 -127.40 891.80 
3 9.10 82 .81 9.10 -54.60 109.20 63.70 -354.90 946.40 
4 8.70 75.69 8.70 -43.50 8.70 130.50 -339.30 339.30 
5 8.35 69.72 8.35 - 3 3 ^ 0 - 66.80 150.30 -200.40 -300.60 
6 7.90 6 2 . 4 i 7.90 -23.70 -118.50 134.30 - 23.70 -655.70 
7 7.70 59.29 7.70 -15.40 -154.00 100.10 130.90 -677-60 
8 7-35 54.02 7-35 - 7.35 -169.10 51.45 227.85 -4o4.30 
9 7.10 50.41 7.10 0.00 -170.40 0.00 255-60 0.00 
10 6.85 46.92 6.85 6.85 -157.60 - 47.95 212.35 376.75 
n 6.65 44.22 6.65 13.30 -133.00 - 86.45 113.05 585.20 12 6.50 42.25 6.50 19.50 - 97.50 -110.50 - 19.50 539.50 
13 6.35 .40.32 6.35 25.40 - 50.80 -114.30 -152.40 228.60 
14 6.22 38.69 6.22 31.10 6.22 - 93.30 -242.58 -242.58 
15 6.12 37.45 6.12 36.72 73-^4 - 42.84 -238.68 -636.48 
16 6.02 36.24 6.02 42.14 150.50 42.14 - 78.26 -547.82 
.17 5.90 34 .81 5.90 47.20 236.00 165.20 306.80 613.60 
2 
J 
- 987.93 127.31 -110.7 1 i- 143.36 -28.65 31.30 -67 .13 
c . £ 
1 
1 7 12 
t h -
- 17 4o8 7,752 3,876 16, 796 100,776 
X. - - - l 1 1/6 1/12 1/20 
C(v) = C + C;1 N 0_ 
\ 1 - v/a 
The data from the equation thus derived is plotted with the theo-
retical equation, the equation derived by statistical means and the ex-
perimental data in Figure 8, Chapter II. It is seen that the equation 
derived by the latter method fits the experimental data almost exactly. 
8̂ 
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Figure 2B. Capacitance as a Function of Bias for a Hughes HC-7008 
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Figure 3B. Capacitance as a Function of Bias for a PSI VR-12 
Parametric Diode. 
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Figure 4B. Capacitance as a Function of Bias for a PSI PC-114-47 
Parametr ic Diode. 
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APPENDIX C 
ANALYSIS OF LIMITER CIRCUITS 
Introduction.--The method used in the analysis of the limiter circuits is 
2k the same as that used by Leeson and Weinreb " . Initial assumptions are 
made that the following conditions are satisfied: l) The nonlinear element 
and associated linear circuitry are lossless. 2) Power is dissipated in 
the load only at the desired harmonic or subharmonic frequency; and no power 
is dissipated in the source at any harmonic or subharmonic frequency. 
3) The source is conjugate matched at its fundamental frequency. The first 
two conditions will be reconsidered later and corrections made to derived 
expressions. 
Initially it will be shown how condition 3) can be met and after 
corrections are made it will be shown how limiting can occur in the circuits, 
and the expected limiting characteristics. 
Analysis.--The first part of the analysis will be concerned with the series 
limiter circuit shown in Figure 1, and the second part with the shunt 
limiter circuit shown in Figure 3, Chapter III. 
In the analysis it is assumed that the filters are ideal in that 
they are short circuits at all frequencies except the desired frequency in 
the case of Figure 1, or they are open circuits at all frequencies except 
the desired frequency in the case of Figure 2. 
The Q-V relationship of the nonlinear element can be expressed in 
either of the following two functional forms: 
^ 
Q = f(V) (1C) 
or 
V = f(Q). (2C) 
The charge Q can be expressed as 
Q = Qo(l + q) (3C) 
where Q is the quescent or dc operating point and q is the normalized 
variation of Q (the ac component). The total voltage can be represented 
by 
V = VQ (1 + v) (he) 
where V is the dc operating voltage, and v is the normalized variation in 
V (the ac component). 
For the small signal case (1C) and (2C) can be expanded in a Taylor 
series around the dc (zero signal) operating point; resulting in 
Q = f(V) = QQ (1 + OjV + cyr
2 + a3v
3 + . . . ) (5c) 
and 
V = f(Q) = VQ (1 + (3-̂  + (32q
2 + P3q
3 + . . .) (6c) 
where the coefficients are evaluated by the following relations: 
VQ d*Q 
OL = —= p- evaluated at V = V (7C) 
Qo *' dV ° 
and 
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k j ^ 
% d 
k Tr k.' _-k evaluated at Q = Q . (8C) 
V dQ o 
If equations (3C) and(5C) are combined 
Q = Q o (1+q) = Q Q (1 + c^v + a2v
? + a v 3 ...) 
we obtain 
q = a v + a v^ + a vJ ... = > CL V . (9C) 
k=l 
If equations (̂ C) and (6c) are combined 
V = V Q (1+v) = VQ (1 + Pxq + P2q
2 + ^ q 3 ...) 
we obtain 
00 
v = ^ + p2q2 + P3q3 . . . = 2, Pk^ ' (10C) 
k=l 
Equations (9C) and (lOC) are the general relations for the 
normalized ac variables, charge and voltage. These variables can be re-











n ^ 0 
where nco i s the d r i v i n g rad ian frequency. 
Since the currents and voltages are assumed to exist, they are 
real physical quantities; therefore, v = v and q_ = q* . If the 
variable v is put in the trignometric form 
00 
v = / |v, . | cos (noyt + \), (where \ i s the phase 
relationship) 
n=l 
it follows that 
v. . I = |v I + |v I = 2 |v . 1 trig ' ' n ' ' -n ' ' n ' 
The quadratic and cubic terms for v appearing in equation (9C) in 




where (v ) c a n b e written as 
(v2) = V.Y, 
j,& = -00 
j+ = n 
and 
VD = ) (VD)„ 6 ^ 
o 





(v3) = > v.v.v . (12C) 
n Z_J J i m 
j,i,m=-*> 
j+i+m=n 
It will be noted that all possible permutations have to be con-
sidered to calculate any one of the Fourier coefficients. (v ) is the 
sum of all combinations of products of k voltages whose indices add up to n. 
To simplify further analysis we will assume that only the fundamental 
and subharmonic voltages are present, and therefore, all voltages except 
v, and v, are zero. This will allow calculation of (v ) in terms of 
±1 +n n 
+1 +n only; with the introduction of the load constraint, i = jncoq = 
-v y » (where y is the normalized load admittance at the subharmonic 
n^n' v 'n 
frequency). q-, and q can then be calculated in terms of v, . 
Solving for q̂  in the form of equation (12C), we obtain 
q_ = QLV + a \ v.v. + a. V v.v.v + ... 
Ti 1 n 2 / J i 3 / J i m 
j+i=n j+i+m=n v J ; 
| j |, \9. |=1 or n | j |, \i |, |m |=1 or n 
If we consider each of the terms in (13C) we see that the expression 
must produce factors of the form 
v (v,v ), v (v v ), v (v v ), v (v v. ) 
nv 1 -r ' nv n -ny' rr n -1 'J nv -n 1 ' 
or 
n, v ii/ \ n/ nN n, n> 
v. (vn v ;, v., (v v ), v.. (v v _ ), v1 [v vn ) 
1 x 1 -2/ ' 1 x n -rr' 1 x n -1 J} 1 x -n 1 ' 
so that the summation of the product indices will equal n. Furthermore, 
all additional terms must produce products of the same form to satisfy the 
equality. Therefore, we can represent the complete series by terms of the 
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following two types: 
1) v -\ (v.v ..) (v v ) (v v ) (v v.. ) > 
' n [ U -ly n -ny n -1 ' x -n 1 J 
where a,b,c,d are zero or a positive integer. The total number of terms 
k can be obtained by summing all of the products. For the first factor 
there will be 2a terms since there are two voltages raised to the a-th 
power, for the second factor there will be 2b terms, the third (n+l)c 
terms, and the fourth (n+l)d terms. 
Therefore, 
2a + 2b + (n+l)c + (n+l)d = K. 
If k < n + 2 both c and d must equal zero. 
2) v.. \ (vnv _) (v v ) (v v ) (v v.. ) \ 
' 1 v 1 -1 x n -n n -1 ' v -n 1 ' J 
and by the same reasoning as a,bove, 
2a + 2b + (n+l)c + (n+l)d + n = K. 
Where n results from the fact that if a,b,c,d are zero there will be n 
n 
terms remaining due to Y . If I < 2n + 1 again c and d must be zero. 
By the assumptions made previously that v.., V , and Q are positive 
real, and v , = v , v = v*, the quantities (v..v ) , (v v ) and GL are 
positive real. If K < n + 2 then all coefficients of v must be positive 
n 
real since the coefficients will contain only factors involving (v.,v ) 
and (v v ). Likewise, if K < 2n + 1, v. will have only positive real 
n -n7 ' ' 1 J 
coefficients. 
A.s a result we can write (13C) in terms of the two voltages v and 
v in the form: 
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^n 




where terms for k > n + 2, and k > 2n + 1 are neglected which leaves only 
positive real quantities. 
The current (i = jnooa ) due to the first term of (l^C) is in 
quadrature with v . This means that there is no contribution to exchange 
of power by the first term, but it represents reactive power only. The second 
term, however, represents an independent current source since it is in terms 
of the input voltage. 
Under the assumptions of small signal analysis we can limit the 
first and n-th frequency components of (9C) and (lOC) to a small number of 
terms and complete the analysis. 
Analysis of the Series Limiter Circuit.-- The solution leading to the 
circuit equation for the series limiter circuit involves the solution for 
the various charges (equation 9C) in terms of the driving voltage. 
Parametr ic 
nai Diode a) 
G-, 
Figure 1C. Series Limiter Circuit. 
6o 
Since we have concluded that we need only consider the firsthand 
n-th terms of Fourier Series for the charge, it reduces to 
q = QLV + a vn . (l^C)b 
* 1 n N ' 
Now v can be replaced by its complex Fourier Series represented by (12C). 
This gives 
qx = a±v + « n(v
n) 1 (15C) 
and 
^ = Vn+ "n^n ( l 6 C ) 
where (15C) is the first term of the series and (l6c) is the n-th term. 
If we separate (15C) and (l6c) into real and imaginary components 
by making small signal approximations and allowing v = v , and specifying 
v.. to be real; we obtain 
% = a i v i <1TC) 
\ = "Vl""1^! (l8C) 
%* = Vn r
 + V l " <19C> 
•fei = « i v n i ( 2 0 C ) 
where the subscripts r and i refer to rea l and imaginary. 
6l 
-O-
6 n n 6 
-O 
Figure 2C. Equivalent Circuit of the Series Limiter. 
Now assuming that the normalized admittance seen by the load is 
JUXln 
1 " v. , and s u b s t i t u t i n g 





and combining (17C), ( l 8 c ) , and (21C) 
y l = -
noo oc vn n 1 
n-1 rn j wa v 
_± + :L :̂ 
vn 
n-2 y = - no) a v., v n . + j no) a 171 n 1 i (22C) 
But we wish to determine y in terms of the input na>; therefore, we must 
express v^ -in terms of the input parameters. 
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If we assume that the tuned circuits are ideal then 
and 
q = a v,n (23C) 
^n n 1 v J 
vl = (lnr/«n
)l/n • ( 2 4 C ) 
Also by the above assumption the reactive term, in (22C) can be neglected 
(the circuits are resonated at the frequencies of interest). 
Therefore, from (22C) and (2Uc), 
*1 g l 
V n i ~ Z / /„ x l - 1 2 / n ; ~ ~2fi{ - (2/n) 
-no) a (on a ) v ' '- noo a ' q„ qn 
n v ^n r / n ' n ^n r ^ r 
v - — — - ^ - a ( 2 / n ) " 2- (25C) 
V ni " „ 2/n ^ r {^L) 
nco oc ' n 
The normalized input conductance at the fundamental frequency is: 
n a ) CW 
5inn vnj 
t 2/nv 
n c o c 3n r (





2 -2r (26c) 
n V a 2/n (2 - 2/n) 
>1 
Now we wish to unnormalize the expression for the limiter in which a semi-
conductor nonlinear capacitor is used. From experiment it has been determined 
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that the capacitance is of the form 
C ' 
C (v) = Cf + ° (2TC) 
(1 - V * ) 7 
where C' is an empirically determined value, C f is the capacity obtained 
as discussed in Appendix B, $ is the contact potential and 7 depends on 
the type of junction. 
C (v) = £S 
v ' dv 
/
C ' 
c» + °-—- dv 
(1 - vA ) 7 
= c'v + i%7 d - v / $ ) 1 - 7 
c ' 
= G'V + $ ( 1 ° _ y) (•- V )
1 " 7 . (28C) 
I f we s e p a r a t e t h e v a r i a b l e s i n t o s t a t i c and ac components we o b t a i n fo r Q^: 
ft = C v 0 + ^ - v
1 " 7 . 
^o o 1 - 7 o 
But v + = v + v , and Q = Q + Q 
o a c ' ^o ^ac 
C ' 
. \ Q = C v + ., °" v = (C1 + C 7 l - -7 ) V . (29C) 
^O 0 I - 7 0 ' o ' ' ' o \ y t 
We wish to unnortnalized the expressions obtained for the equipment circuit. 
To do this we must use the following normalizing factors: 
6k 
v = 
n — , where V is the input voltage and V is the bias voltage 
o 
*n 
\ Q, (1 " 7) 




. ( 1 - y) . r 
gn " LC'U-7)+cy] Si 
G. a " Lc(i-7)+c0'J
 ui 
The input conductance becomes 
G, (1-7) 
2 2 2 n n CD a n I (1-7) 
i n n LC.
,(l-7)+CQ









(1 - ?r G 
1 (1 - 7 ) 




where the equivalent circuit can he drawn as shown below. 
O- 1 r 1 O 
Figure 3C. Equivalent Circuit of Series Limiter. 
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For the case of n = 2, the input conductance will reduce to: 
G. = 
W 2 a 2
2 [c'(i-7)+c0»]
2 r i 2 d-y) 
in / n x2 
Since a = 
(1-7) G L o)Y0 [G' (l-7)+Col 
uo 
2 " LC' (1-7) + C0'J (1-7) 
2o),(C0«)
2(l-7)2 I 2 
^ n " G VQ L C ( l - 7 ) + Co']
 ( 3 1 C ) 
I 2 [C! (1-7) + C6'] G ^ 
E * " <E " 2o.«V)y(l-7)2 (32C) 
It will be noted that the input voltage for the circuit is constant 
if a voltage exists at w, i.e., if co exists. This equation, .also indicates 
that the threshold of limiting decreases with decreased bias, and increased 
C . This effect would be expected from observation of the curve of 
capacitance versus bias since the largest change in capacitance for the 
smallest charge in voltage occurs in the low bias region. It must be 
remembered, however, that the mode of operation charges when the applied 
signal exceeds the bias voltage. 
Analysis of the Shunt Limiter Circuit.-- Solutions leading to the circuit 
equations for the series limiter circuit involve the solution for the 










Figure kc. Shunt Liraiter Circuit. 
Since, as in the case of the series limiter, we need to consider 
only the first and n-th terms of the Fourier Series for the voltage, it 
reduces to: 
n 
V = P l q + ^n* 
(33C) 
Now q can be replaced by its complex Fourier series represented by 
(3^C) n 
q. = (q
Q) n e ^ , 
n=-oo 
where (q ) is evaluated as in equation (12C). The resulting frequency 
components of interest are: 
Vl = Pl ql + ^ b ^ ' 
Vn = ?1% + ^ \ 
(35C) 
(36C) 
As in the voltage case we allow q = q (where q is real); and 
separate (36c) and (37C) into the real and imaginary parts, which results 
in: 
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vlr = h^l 
Vli = n&n\ ^ i 
vn = P-i On + P <ln n r l^r n^l 













Figure 5C. Equivalent Circuit of the Shunt Limiter. 
If we assume that the input and output circuits are resonant as 
before in the case of the series limiter, we can write: 
n 
and 
v n = 3 qn r n^l 
4 l = K r / p n )
1 / n 
Cue) 
Now if we assume that z. = v, /i, where z.. = z + z_ 
1 1' 1 1 out T, 
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J"V1 Vl-F V 1 T > 
1 a x ^ a x ^ d ax^ 
But by the previous assumption that the circuits are resonant we can 
neglect the reactive term, which leaves 
x a&i 
n - 1 
z., = 
n P n q l toi 
1 uxi1 
^ 1 2 1 
V- n n-1 (43C) 
n 1 
The normalized input impedance at the fundamental frequency is 
z. -
i n 
V n r 
n o j q ^ 
z . = 
i n 
n - 1 
n v n P qn r n 1 
2 





Now substituting for q_ in terms of the input we can obtain: 
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^£R (,r I a >l"2/n z i n = — ~ ( v n r / P n } ' 
0) Z 
2/n 
n vT 2 ' n r 
CD Z 1 
2-2/n (M^C) 
We wish now t o unnoimalize (k-kc) in terms of the n o n l i n e a r c a p a c i t o r . We 
t h e r e f o r e use the normal iz ing f a c t o r s : 
v n [C (1-7) + c^] 
**='%' Z l = " (1 - 7) ~ \ 
and 
[C (1-7) + Co'] 
Z. = —r-. r Z. 
m ( 1 - 7 ) i n 
which were derived in the previous section. 
Therefore, 
p n
2 / n d - 7 )
2 2-2/n 
zm = 2 .„„, , , , , .2 ^JV <*50 
u> z [C ' ( l -7 )+Cj ] 
and fo r n = 2 , (^50) becomes 
P 2 ( 1 - 7 )
2 v 
Z..„ = 
o . 2 v o Z 1 [ c ' ( l - 7 ) + C ( ; ]
2 
Now solving for p we obtain 
[c'd-rJ+O (l-7) 
Po = " 
V 
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which when combined with (̂ -.5C) for t he case of n = 2 g ives 
z. = _ _ {2—J1 _ _ _ (k6c) 
i n 0) V Z n C
; ! [ C ' ( l - 7 ) + C ' ] 
o 1 o o 
Now using (k6c) to obtain the input currents we obtain 
2, 
CO T I C ' [C8 (1-7) + C '] o 1 o \ // 0 
I. = . - - " — — " • (1*70) 
in /n s3 
(1 - 7) 
It will be noted that the input current is constant if the 
circuit oscillates and a current actually exists at the half frequency. 
Furthermore the limiting value is directly proportional to the fre-
quency and bias voltage. 
Tl 
APPENDIX D 
GLOSSARY OF SYMBOLS AND ABBREVIATIONS 
a, - Coefficients of the Taylor Series representation for Q. 
05. - Coefficients from the statistical analysis for C(v). 
QJ - Constant gradient for the impruity density. 
A - Coefficients of the v term. 
n 
A, - Electrical oscillation amplitude. 
A - Cross-section area (plate area). 
B - Coefficient of the v.. term. 
B - Mechanical resistance. 
£, - Coefficients of the Taylor Series representation of V. 
C - Capacitance. 
C - Fixed dc isolation capacitor (.01 |j,fd silver mica). 
C, - Fixed capacitor for determining L of the tuned circuit. 
k. - Normalizing constants used in fitting the empirical curve 
C - Equivalent parallel capacitance. 
C - Equivalent series capacitance. 
C - Space charge capacity. 
C - Empirical correction factor (capacitance). 
C, - Capacity at V + <D = 1. 
C - C(v) evaluated for v = 0. o v ' 
C •' - Empirically determined C . 
C(v) - Capacitance as a function of voltage. 
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C(t) - Capacitance as a function of time. 
d - Plate separation. 
db - Decibel. 
dc - Direct current. 
e - Electronic charge. 
e - Dielectric constant. 
E. - Input voltage. 
f - Frequency. 
f - Cutoff frequency. 
f - Input frequency. 
f - Idler frequency. 
f̂  - Idler frequency. 
f - Output frequency. 
f - Pump frequency. 
f - Signal frequency. 
s 
f.. - Lower sideband frequency. 
f - Upper sideband frequency. 
F. - Statistic associated with each term of the power series. 
F* - Critical statistical, value from tables. 
F - Mechanical driving force. 
g, - Normalized conductance seen by the load. 
g - Normalized conductance at frequency na>. 
Sin " formalized input conductance. 
G- - Equivalent output loss conductance due to the output filter 
and parametric diode. 
Ck - Equivalent input loss conductance due to the input filter and 
parametric diode. 
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G - Power gain. 
P 
G-, - Total equivalent load conductance,. 
G. - Equivalent input conductance. 
7 - Constant determined "by the junction characteristics 
i - Imaginary. 
i - Current at frequency na>. 
i, - Current at frequency CD. 
I - Unnormalized current at frequency nco. 
I. - Input current. 
in * 
I p - Current for special case of n = 2. 
K - A constant. 
k - Integer.1, 2, 3, ••• • 
L - Inductance 
L, - n./a. 
a i' 
L - Dehye length. 
X - Phase angle. 
m - Integers 1, 2, 3> ••• • 
mc - Megacycle. 
mv - Millivolt. 
mw - Milliwatt. 
MS - Mean square. 
n - Integers 1, 2, 3> ••• • 
n. - Electron density. 
pf - 10"12 farads. 
p .(x) - Normalized polynomials. 
«J 
P. - Input power. 
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P CD - Power at the frequency CD. 
q - Normalized variation of charge. 
q, - Charge at frequency co. 
q - Charge at frequency nco. 
Q - Total charge. 
Q - Figure of merit. 
Q - Quescent value of charge. 
Q. - Total charge at frequency nm. 
$ - Contact potential. 
r - Real. 
rf - Radio frequency. 
R - Circuit resistance. 
R-. - Load resistan.ee. 
R - Parallel equivalent resistance of the capacitor, 
R - Series equivalent resistance of the capacitor. 
RX - Resistance - reactance. 
SS - Sum square. 
6 - Phase angle. 
t - Time. 
v - normalized variation of V. 
v(t) - Voltage as a function of time. 
v., - Voltage at frequency CD. 
vp - Voltage for case of n = 2. 
v - Voltage at frequency no). 
V - Total voltage. 
V - Quescent value of voltage across the junction. 
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VTVM - Vacuum tube voltmeter. 
a) - Radian frequency. 
W - Power at the output frequency. 
W., - Power at the input frequency. 
W - Average power at a frequency determined by f = + [mf-, + nf 
X - Capacitive reactance. 
x - V 
x' - Coded value of V. 
y, - Normalized admittance seen by the load. 
y - Empirically determined C(v). 
y - Normalized input admittance. 
''n 
Z, - Output impedance. 
Z. - Input impedance. 
z - Normalized input impedance. 
z, - Normalized impedance seen by the load. 
|. - Unnormalized orthogonal polynomial.s. 
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